{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:13:38Z","timestamp":1763457218206,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/socc.2009.5335683","type":"proceedings-article","created":{"date-parts":[[2009,11,20]],"date-time":"2009-11-20T18:33:15Z","timestamp":1258741995000},"page":"019-026","source":"Crossref","is-referenced-by-count":16,"title":["Parameterizing simulated annealing for distributing Kahn Process Networks on multiprocessor SoCs"],"prefix":"10.1109","author":[{"given":"Heikki","family":"Orsila","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erno","family":"Salminen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"Hamalainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"year":"0","journal-title":"kpn-generator","key":"15"},{"key":"16","first-page":"681","author":"thid","year":"2006","journal-title":"Flexible bus and NoC performance analysis with configurable synthetic workloads in DSD"},{"key":"13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"200","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ISSOC.2007.4427433"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/ISSOC.2008.4694884"},{"key":"3","first-page":"471","article-title":"The semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Information Processing"},{"key":"2","first-page":"681","article-title":"The future of multiprocessor systems-on-chips","author":"wolf","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1016\/S0167-9260(04)00032-X"},{"year":"2007","author":"orsila","journal-title":"Automated Memory-Aware Application Distribution for Multi-Processor System-On-Chips Journal of Systems Architecture","key":"10"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1006\/jpdc.2000.1714"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1007\/BF02078647"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICVD.2003.1183165"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/344588.344618"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISSOC.2006.321971"},{"key":"8","first-page":"321","article-title":"Chapter in book \"Simulated Annealing\", ISBN 978-953-7619-07-7","author":"orsila","year":"2008","journal-title":"Best Practices for Simulated Annealing in Multiprocessor Task Distribution Problems"}],"event":{"name":"2009 International Symposium on System-on-Chip - SOC 2009","start":{"date-parts":[[2009,10,5]]},"location":"Tampere","end":{"date-parts":[[2009,10,7]]}},"container-title":["2009 International Symposium on System-on-Chip"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5314285\/5335650\/05335683.pdf?arnumber=5335683","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T01:59:12Z","timestamp":1497837552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5335683\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/socc.2009.5335683","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}