{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T07:32:44Z","timestamp":1775460764509,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/socc.2010.5784653","type":"proceedings-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T11:57:50Z","timestamp":1307707070000},"page":"313-316","source":"Crossref","is-referenced-by-count":5,"title":["Process technology and design parameter impact on SRAM Bit-Cell Sleep effectiveness"],"prefix":"10.1109","author":[{"given":"Guru","family":"Shamanna","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.S.","family":"Kshatri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Gaurav","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.S.","family":"Tew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Marfatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Raghavendra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Naik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"895","article-title":"SRAM Design on 65nm CMOS Technology with Dynamic Sleep Transistor for leakage reduction","volume":"40","author":"zhang","year":"2005","journal-title":"IEEE JSSCC"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and Microarchitectural Techniques for reducing cache leakage power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Transactions on VLSI"},{"key":"ref6","article-title":"Intel's 45nm CMOS Process Technology","volume":"12","author":"kuhn","year":"2008","journal-title":"Intel Technology Journal"},{"key":"ref5","first-page":"148","article-title":"A 3.8 GHz 153 Mb SRAM Design in 45nm High-K Metal Gate CMOS Technology","volume":"44","author":"hamzaoglu","year":"2009","journal-title":"IEEE JSSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796660"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1108956.1108957"}],"event":{"name":"2010 IEEE International SOC Conference (SOCC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2010,9,27]]},"end":{"date-parts":[[2010,9,29]]}},"container-title":["23rd IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755492\/5784634\/05784653.pdf?arnumber=5784653","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T21:25:09Z","timestamp":1497907509000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5784653\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/socc.2010.5784653","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}