{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:49:07Z","timestamp":1729644547680,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/socc.2010.5784654","type":"proceedings-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T11:57:50Z","timestamp":1307707070000},"page":"317-320","source":"Crossref","is-referenced-by-count":1,"title":["Interconnect system compression analysis for multi-core architectures"],"prefix":"10.1109","author":[{"given":"Jiangjiang","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianyong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nihar","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"270","article-title":"Compression of Embedded System Programs","author":"m","year":"1994","journal-title":"Proceedings of International Conference on Computer Design"},{"key":"ref3","first-page":"107","article-title":"The Feasibility of Using Compression to Increase Memory System Performance","author":"j","year":"1994","journal-title":"Proceedings of International Workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1049\/ip-cdt:19981797","article-title":"Empirical Study of Memory-data: Characteristics and Compressibility","volume":"145","author":"m","year":"1998","journal-title":"IEE Proceedings on Computers and Digital Techniques"},{"key":"ref2","first-page":"19","article-title":"An Analysis of the Information Content of Address Reference Streams","author":"j","year":"1991","journal-title":"Proc Int Conf Microarchitecture"},{"key":"ref1","first-page":"184","article-title":"Information Content of CPU Memory Referencing Behavior","author":"d","year":"1977","journal-title":"Proc 4th Annu Symp Computer Architecture"}],"event":{"name":"2010 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2010,9,27]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2010,9,29]]}},"container-title":["23rd IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755492\/5784634\/05784654.pdf?arnumber=5784654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T21:25:11Z","timestamp":1497907511000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5784654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/socc.2010.5784654","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}