{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:04:16Z","timestamp":1729652656970,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/socc.2010.5784678","type":"proceedings-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T15:57:50Z","timestamp":1307721470000},"page":"455-460","source":"Crossref","is-referenced-by-count":2,"title":["A differential read subthreshold SRAM bitcell with self-adaptive leakage cut off scheme"],"prefix":"10.1109","author":[{"given":"Bai","family":"Na","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xuan Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yang Jun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Shi Longxin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1109\/JSSC.2009.2039684","article-title":"An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 nm CMOS With Sub\/Near Threshold Supply Voltage","volume":"45","author":"yu","year":"2010","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897148"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"650","DOI":"10.1109\/JSSC.2008.2011972","article-title":"A 32 kb 10T Sub-Threshold SRAM Array With Bit-Interleaving and Differential Read Scheme in 90 nm CMOS","volume":"44","author":"joon","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810340"},{"key":"ref7","first-page":"241","article-title":"An 8T Subthreshold SRAM Cell Utilizing Reverse Short Channel Effect for Write Margin and Read Performance Improvement","author":"tae-hyoung","year":"2007","journal-title":"Custom Integrated Circuits Conference"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TVLSI.2008.2007564","article-title":"Energy-Efficient Subthreshold Processor Design","volume":"17","author":"bo","year":"2009","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"}],"event":{"name":"2010 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2010,9,27]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2010,9,29]]}},"container-title":["23rd IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755492\/5784634\/05784678.pdf?arnumber=5784678","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T01:25:11Z","timestamp":1497921911000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5784678\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/socc.2010.5784678","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}