{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:43Z","timestamp":1761662983939,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,9,1]],"date-time":"2010-09-01T00:00:00Z","timestamp":1283299200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/socc.2010.5784732","type":"proceedings-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T11:57:50Z","timestamp":1307707070000},"page":"147-151","source":"Crossref","is-referenced-by-count":14,"title":["Variation-tolerant design of D-flipflops"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Sunagawa","sequence":"first","affiliation":[{"name":"Dept. Communications and Computer Engineering, Kyoto University, 606-8501, JAPAN"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[{"name":"Dept. Communications and Computer Engineering, Kyoto University, 606-8501, JAPAN"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"701","article-title":"Variability Modeling and Impact on Design","author":"hidetoshi","year":"2008","journal-title":"Internationnal Electron Devices Meetings"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref6","first-page":"827","article-title":"Clocked Storage Elements Robust to Process Variations","author":"joosik","year":"2009","journal-title":"IEEE Int Conf ASIC"},{"key":"ref5","first-page":"451","article-title":"Design for variability in dsm technologies","author":"nassif","year":"2000","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref2","article-title":"Impact of process variation on 65nm across-chip linewidth variation","author":"le","year":"2006","journal-title":"inDesign and Process Integration for Microelectronic Manufacturing IV"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"}],"event":{"name":"2010 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2010,9,27]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2010,9,29]]}},"container-title":["23rd IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755492\/5784634\/05784732.pdf?arnumber=5784732","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:08:10Z","timestamp":1756404490000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5784732\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/socc.2010.5784732","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}