{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:53:23Z","timestamp":1729648403802,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,9]]},"DOI":"10.1109\/socc.2010.5784756","type":"proceedings-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T15:57:50Z","timestamp":1307721470000},"page":"260-265","source":"Crossref","is-referenced-by-count":3,"title":["Resource constrained mapping of data flow graphs onto coarse-grained reconfigurable array"],"prefix":"10.1109","author":[{"given":"Naifeng","family":"Jing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weifeng","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.07.002"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909806"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/43.673632","article-title":"Network-flow-based multiway partitioning with area and pin constraints","volume":"17","author":"liu","year":"1998","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2007.10"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1145\/309847.310010","article-title":"An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications","author":"kaul","year":"1999","journal-title":"Proceedings of the 36th Annual ACM\/IEEE Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655887"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2005.03.002"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"579","DOI":"10.1109\/12.773795","article-title":"Temporal Partitioning and Scheduling Data Flow Graphs for Reconfigurable Computers","volume":"48","author":"karthikeya","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2008.4570782"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802513"}],"event":{"name":"2010 IEEE International SOC Conference (SOCC)","start":{"date-parts":[[2010,9,27]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2010,9,29]]}},"container-title":["23rd IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755492\/5784634\/05784756.pdf?arnumber=5784756","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,7]],"date-time":"2023-06-07T09:22:56Z","timestamp":1686129776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5784756\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2010.5784756","relation":{},"subject":[],"published":{"date-parts":[[2010,9]]}}}