{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:41:49Z","timestamp":1769913709801,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/socc.2011.6085096","type":"proceedings-article","created":{"date-parts":[[2011,11,23]],"date-time":"2011-11-23T21:54:27Z","timestamp":1322085267000},"page":"388-393","source":"Crossref","is-referenced-by-count":5,"title":["Floorplanning challenges in early chip planning"],"prefix":"10.1109","author":[{"given":"Jeonghee","family":"Shin","sequence":"first","affiliation":[]},{"given":"John A.","family":"Darringer","sequence":"additional","affiliation":[]},{"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Merav","family":"Aharoni","sequence":"additional","affiliation":[]},{"given":"Alexey Y.","family":"Lvov","sequence":"additional","affiliation":[]},{"given":"Gi-Joon","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Michael B.","family":"Healy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.137505"},{"key":"14","article-title":"A wire-speed PowerTM processor: 2.3GHz 45nm SOl with 16 cores and 64 threads","author":"johnson","year":"2010","journal-title":"ISSCC"},{"key":"11","year":"0","journal-title":"Interior Point OPTimizer"},{"key":"12","article-title":"A VLSI artwork legalization technique based on a new criteria of minimum layout perturbation","author":"heng","year":"1997","journal-title":"International Symposium on Physical Design"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382639"},{"key":"2","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/1278480.1278599","article-title":"rql: global placement via relaxed quadratic spreading and linearization","author":"viswanathan","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"1","article-title":"Early chip planning cockpit","author":"shin","year":"2011","journal-title":"Design Automation and Test in Europe"},{"key":"10","year":"0","journal-title":"IBM ILOG CPLEX Optimizer"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/775839.775843"},{"key":"6","year":"0","journal-title":"NTUplace A VLSI Placement Tool"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"4","year":"0","journal-title":"UMICH Physical Design Tools"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04244-7_6"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883925"}],"event":{"name":"2011 IEEE 24th International SOC Conference (SOCC)","location":"Taipei, Taiwan","start":{"date-parts":[[2011,9,26]]},"end":{"date-parts":[[2011,9,28]]}},"container-title":["2011 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6076821\/6085068\/06085096.pdf?arnumber=6085096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T10:15:13Z","timestamp":1497953713000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6085096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2011.6085096","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}