{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:37:58Z","timestamp":1757630278976,"version":"3.44.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,9,1]],"date-time":"2011-09-01T00:00:00Z","timestamp":1314835200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,9]]},"DOI":"10.1109\/socc.2011.6085113","type":"proceedings-article","created":{"date-parts":[[2011,11,23]],"date-time":"2011-11-23T16:54:27Z","timestamp":1322067267000},"page":"323-328","source":"Crossref","is-referenced-by-count":2,"title":["Low power tri-state register files design for modern out-of-order processors"],"prefix":"10.1109","author":[{"given":"Na","family":"Gong","sequence":"first","affiliation":[{"name":"University at Buffalo, State University of New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geng","family":"Tang","sequence":"additional","affiliation":[{"name":"University at Buffalo, State University of New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinhui","family":"Wang","sequence":"additional","affiliation":[{"name":"VLSI and System Lab, Beijing University of Technology, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramalingam","family":"Sridhar","sequence":"additional","affiliation":[{"name":"University at Buffalo, State University of New York, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1582710.1582712"},{"key":"2","first-page":"40","article-title":"Reduce register files leakage through di scharging cells","author":"jin","year":"2006","journal-title":"IEEE International Conference on Computer Design (ICCD)"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"10"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"6","first-page":"10","article-title":"Exploring the limits of early register release: Exploiting compiler analysis","author":"golander","year":"2009","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"5","article-title":"Hardware schemes for early register release","author":"monreal","year":"2002","journal-title":"Proc of ICPP-02"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.43"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807414"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0167"}],"event":{"name":"2011 IEEE 24th International SOC Conference (SOCC)","start":{"date-parts":[[2011,9,26]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2011,9,28]]}},"container-title":["2011 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6076821\/6085068\/06085113.pdf?arnumber=6085113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T17:42:53Z","timestamp":1757526173000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6085113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/socc.2011.6085113","relation":{},"subject":[],"published":{"date-parts":[[2011,9]]}}}