{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:55:46Z","timestamp":1729630546043,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398332","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:13:06Z","timestamp":1357585986000},"page":"358-363","source":"Crossref","is-referenced-by-count":13,"title":["Design of interlock-free combined allocators for Networks-on-Chip"],"prefix":"10.1109","author":[{"given":"Ye","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changlin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"McCanny","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sakir","family":"Sezer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"A gracefully degrading and energy-efficient modular router architecture for on-chip networks","volume":"2006","author":"kim","year":"2006","journal-title":"Proceedings - International Symposium on Computer Architecture"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/1654059.1654112"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/ICCD.2010.5647666"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ICCD.2007.4601881"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"6","first-page":"255","article-title":"Delay model and speculative architecture for pipelined routers","author":"peh li-shiuan","year":"2001","journal-title":"Proc 5th IEEE Symp High-Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/NOCS.2008.4492740"},{"year":"2004","author":"dally","journal-title":"Principles and Practices of Interconnection Networks","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/90.769767"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ASPDAC.2006.1594676"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/IC-NC.2010.25"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398332.pdf?arnumber=6398332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:18:18Z","timestamp":1498022298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398332","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}