{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:49:44Z","timestamp":1759146584129},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398335","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:13:06Z","timestamp":1357585986000},"page":"322-327","source":"Crossref","is-referenced-by-count":1,"title":["Aging-aware reliable multiplier design"],"prefix":"10.1109","author":[{"given":"Yu-Hung","family":"Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ing-Chao","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Ming","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.845880"},{"key":"13","first-page":"1","article-title":"Aging-aware timing analysis and optimization considering path sensitization","author":"wu","year":"2011","journal-title":"DATE"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2096112"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"12","first-page":"75","article-title":"Joint logic restructuring and pin reordering against NBTI-induced performance degradation","author":"wu","year":"2009","journal-title":"DATE"},{"key":"3","doi-asserted-by":"crossref","first-page":"1621","DOI":"10.1109\/TVLSI.2009.2026280","article-title":"Variablelatency adder (VL-adder) designs for low power and NBTI tolerance","author":"chen","year":"2010","journal-title":"VLSI"},{"journal-title":"Predictive Technology Model (PTM) and NBTI Model","year":"0","author":"cao","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840898"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"7","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proceedings - Design Automation Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283822"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884870"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722260"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398335.pdf?arnumber=6398335","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:18:18Z","timestamp":1498022298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398335\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398335","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}