{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T03:07:16Z","timestamp":1725505636206},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398351","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:13:06Z","timestamp":1357585986000},"page":"218-223","source":"Crossref","is-referenced-by-count":2,"title":["A 55nm 0.5V 128Kb cross-point 8T SRAM with data-aware dynamic supply Write-assist"],"prefix":"10.1109","author":[{"given":"Yung-Wei","family":"Lin","sequence":"first","affiliation":[]},{"given":"Hao-I.","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Mao-Chih","family":"Hsia","sequence":"additional","affiliation":[]},{"given":"Yi-Wei","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chien-Hen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Nan-Chun","family":"Lien","sequence":"additional","affiliation":[]},{"given":"Kuen-Di","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wei-Chiang","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Ya-Ping","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Wen-Ta","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chih-Chiang","family":"Hsu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"348","article-title":"A configurable sram with constant-negative-level write buffer for low-voltage operation with 0.149?m2 cell in 32nm high-k metal-gate cmos","author":"fujimura","year":"2010","journal-title":"Dig Tech Papers ISSCC"},{"key":"2","first-page":"158","article-title":"A 45nm 0.6V cross-point 8T SRAM with negative biased Read\/Write assist","author":"yabuuchi","year":"2009","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/.2005.1469239"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ISSCC.2005.1494075"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ISSCC.2005.1494078"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISSCC.2011.5746307"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/SOCC.2007.4545460"},{"key":"9","first-page":"156","article-title":"A differential data aware powersupplied (d2ap) 8t sram cell with expanded write\/read stabilities for lower vddmin applications","author":"chang","year":"2009","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/IEDM.2011.6131655"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398351.pdf?arnumber=6398351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:35:31Z","timestamp":1490207731000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398351","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}