{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:41:26Z","timestamp":1725619286010},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398353","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:13:06Z","timestamp":1357585986000},"page":"230-235","source":"Crossref","is-referenced-by-count":2,"title":["Efficient, snoopless, System-on-Chip coherence"],"prefix":"10.1109","author":[{"given":"Stefanos","family":"Kaxiras","sequence":"first","affiliation":[]},{"given":"Alberto","family":"Ros","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"17","first-page":"48","article-title":"Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors","author":"lebeck","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"18","article-title":"Compilerassisted data distribution for chip multiprocessors","author":"li","year":"2010","journal-title":"19th PACT"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854292"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.11"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.82"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000076"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"journal-title":"Cacti 6 0 Technical Report HPL-2009-85","year":"2009","author":"muralimanohar","key":"22"},{"journal-title":"Memory Device Having Valid Bit Storage Units to Be Reset in Batch","year":"0","author":"okamoto","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134519"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854331"},{"journal-title":"A Primer on Memory Consistency and Cache Coherence Synthesis Lectures on Computer Architecture","year":"2011","author":"sorin","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749723"},{"key":"28","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854294"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134502"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903255"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.21"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/IPDPS.2003.1213087","article-title":"So many states, so little time: Verifying memory coherence in the Cray X1","author":"abts","year":"2003","journal-title":"17th Int'l Parallel and Distributed Processing Symp (IPDPS)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"year":"0","key":"5"},{"key":"4","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"9th HPCA"},{"key":"9","article-title":"Slid-A cost-effective and scalable limited-directory scheme for cache coherence","author":"chen","year":"1993","journal-title":"5th PARLE"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106995"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398353.pdf?arnumber=6398353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T05:18:17Z","timestamp":1498022297000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398353","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}