{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:44:20Z","timestamp":1725716660119},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398358","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T19:13:06Z","timestamp":1357585986000},"page":"260-264","source":"Crossref","is-referenced-by-count":2,"title":["Schematic-driven physical verification: Fully automated solution for analog IC design"],"prefix":"10.1109","author":[{"given":"Ahmed","family":"Arafa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hend","family":"Wagieh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rami","family":"Fathy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Ferguson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug","family":"Morgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab H.","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Dessouky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","article-title":"Hierarchical extraction and verification of symmetry constraints for analog layout automation","author":"bhattacharya","year":"2004","journal-title":"Asia and South Pacific Design Automation Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2009.5397862"},{"key":"6","first-page":"618","article-title":"Analog placement and global routing considering wiring symmetry","author":"yang","year":"2010","journal-title":"International Symposium on Quality Electronic Design (ISQED)"},{"key":"5","first-page":"654","article-title":"Effect of layout orientation on the performance and reliability of high voltage N-LDMOS in standard submicron logic STI CMOS process","author":"wang","year":"2005","journal-title":"IEEE International Reliability Physics Symposium Proceedings"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822132"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398358.pdf?arnumber=6398358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:57:42Z","timestamp":1490201862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398358","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}