{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:01Z","timestamp":1759147381135,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398360","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T14:13:06Z","timestamp":1357567986000},"page":"271-276","source":"Crossref","is-referenced-by-count":8,"title":["Optimal power-constrained SoC test schedules with customizable clock rates"],"prefix":"10.1109","author":[{"given":"Vijay","family":"Sheshadri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prathima","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/362342.362367"},{"key":"22","first-page":"385","article-title":"An integrated framework for the design and optimization of soc test solutions","volume":"18","author":"larsson","year":"2002","journal-title":"JETTA Special Issue on Plug-and-Play Test Automation for System-On-chip"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.46"},{"journal-title":"Test Time Optimization in Scan Circuits","year":"2010","author":"shanmugasundaram","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810681"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2002.1029648"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"journal-title":"Power-Constrained Testing of VLSI Circuits","year":"2003","author":"nicolici","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"year":"0","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/371254.371258"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041803"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0928-2"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197663"},{"key":"6","article-title":"An efficient approach to soc wrapper design, tam configuration and test scheduling","author":"pouget","year":"2003","journal-title":"Proceedings of the Eighth IEEE European Test Workshop"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011146"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197670"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041747"},{"journal-title":"Introduction to Advanced System-on-Chip Test Design and Optimization","year":"2005","author":"larsson","key":"8"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398360.pdf?arnumber=6398360","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:35:35Z","timestamp":1490193335000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398360\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398360","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}