{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:22:06Z","timestamp":1730298126257,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/socc.2012.6398380","type":"proceedings-article","created":{"date-parts":[[2013,1,7]],"date-time":"2013-01-07T14:13:06Z","timestamp":1357567986000},"page":"57-60","source":"Crossref","is-referenced-by-count":0,"title":["A 1.62\/2.7\/5.4Gbps clock and data recovery circuit for DisplayPort 1.2"],"prefix":"10.1109","author":[{"given":"Jin-Cheol","family":"Seo","sequence":"first","affiliation":[]},{"given":"Sang-Soon","family":"Im","sequence":"additional","affiliation":[]},{"given":"Kwan","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Seung-Wook","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Taek-Joon","family":"An","sequence":"additional","affiliation":[]},{"given":"Gi-Yeol","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Jin-Ku","family":"Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031042"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2009.5423827"},{"year":"0","key":"1"},{"key":"7","first-page":"184","article-title":"A 650Mb\/s-to-8Gb\/s referenceless CDR circuit with automatic acquisition of data rate","volume":"27","author":"lee","year":"2009","journal-title":"IEEE ISSCC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.874328"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.1985.1074356"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.918913"},{"key":"9","first-page":"6","article-title":"A 5-gbit\/s clock-and data-recovery circuit with 1\/8-rate linear phase detector in 0.18-um cmos technology","volume":"56","author":"seo","year":"2009","journal-title":"IEEE TCAS"},{"key":"8","first-page":"144","article-title":"A 180-Mb\/s to 3.2-Gb\/s, continuous-rate, fastlocking CDR without using external reference clock","author":"hwang","year":"2007","journal-title":"IEEE ASSCC"}],"event":{"name":"2012 IEEE 25th International SOC Conference (SOCC)","start":{"date-parts":[[2012,9,12]]},"location":"Niagara Falls, NY, USA","end":{"date-parts":[[2012,9,14]]}},"container-title":["2012 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6387373\/6398324\/06398380.pdf?arnumber=6398380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T14:39:59Z","timestamp":1490193599000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6398380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/socc.2012.6398380","relation":{},"subject":[],"published":{"date-parts":[[2012,9]]}}}