{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T12:58:36Z","timestamp":1768913916034,"version":"3.49.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/socc.2013.6749657","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T16:04:09Z","timestamp":1394208249000},"page":"37-42","source":"Crossref","is-referenced-by-count":11,"title":["An optimal design of a fault tolerant reversible multiplier"],"prefix":"10.1109","author":[{"given":"Lafifa","family":"Jamal","sequence":"first","affiliation":[]},{"given":"Md. Mushfiqur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Hafiz Md. Hasan","family":"Babu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","first-page":"2506","article-title":"Design of fast fault tolerant reversible signed multiplier","volume":"7","author":"qi","year":"2012","journal-title":"International Journal of Physical Sciences"},{"key":"15","article-title":"Design of fault tolerant reversible multiplier","volume":"1","author":"syal","year":"2012","journal-title":"International Journal of Soft Computing and Engineering (IJSCE)"},{"key":"16","first-page":"1355","article-title":"Design of a nanometric fault tolerant reversible multiplier circuit","volume":"2","author":"babazadeh","year":"2012","journal-title":"Journal of Basic and Applied Scientific Research"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CAS-ICTD.2009.4960883"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.93"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.04.003"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"3","article-title":"Reversible logic","author":"perkowski","year":"2001","journal-title":"Invited Tutorial Proc EURO-MICRO"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"10","doi-asserted-by":"crossref","first-page":"270","DOI":"10.1145\/1629911.1629984","article-title":"bdd-based synthesis of reversible logic for large functions","author":"wille","year":"2009","journal-title":"2009 46th ACM\/IEEE Design Automation Conference dac"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231899"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355056"},{"key":"5","first-page":"119","article-title":"A general decomposition for reversible logic","author":"perkowski","year":"2001","journal-title":"Proc RM2001"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2004.1319922"},{"key":"9","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"}],"event":{"name":"2013 IEEE 26th International SoC Conference (SOCC)","location":"Erlangen, Germany","start":{"date-parts":[[2013,9,4]]},"end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6745905\/6749643\/06749657.pdf?arnumber=6749657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:14:05Z","timestamp":1498108445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6749657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/socc.2013.6749657","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}