{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:22:11Z","timestamp":1730298131131,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/socc.2013.6749679","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T16:04:09Z","timestamp":1394208249000},"page":"147-152","source":"Crossref","is-referenced-by-count":0,"title":["Multiple terminal reduction method"],"prefix":"10.1109","author":[{"given":"Goro","family":"Suzuki","sequence":"first","affiliation":[]}],"member":"263","reference":[{"journal-title":"Calculus","year":"2001","author":"thomas","key":"13"},{"journal-title":"\"Linear Circuit Analysis","year":"2012","author":"suzuki","key":"14"},{"journal-title":"Linear Algebra and its Applications","year":"1980","author":"strang","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139020411"},{"key":"3","first-page":"957","article-title":"Circuit reduction method related to the mult-port circuit synthesis","volume":"191","author":"suzuki","year":"2008","journal-title":"IEICE Trans A"},{"key":"2","article-title":"Vector less power grid verification","author":"najm","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference"},{"journal-title":"IC Interconnect Analysis","year":"2002","author":"celik","key":"1"},{"key":"10","first-page":"854","article-title":"High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects","author":"van der plas","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"7","first-page":"1382","article-title":"TermMerge: An efficient terminal reduction","volume":"26","author":"liu","year":"2007","journal-title":"IEEE TCAD"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337407"},{"key":"5","first-page":"695","article-title":"Application of mor to the power noise analysis problem","volume":"j91 a","author":"suzuki","year":"2008","journal-title":"IEICE Trans A"},{"key":"4","first-page":"962","article-title":"Proposal of the bi-orthogonalization method for circuit reduction","volume":"j91 a","author":"suzuki","year":"2008","journal-title":"IEICE Trans A"},{"key":"9","first-page":"446","article-title":"High-level simulation of substrate noise generation including power supply noise coupling","author":"heijngen","year":"2000","journal-title":"Proc of ACM\/IEEE Design Automation Conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269013"}],"event":{"name":"2013 IEEE 26th International SoC Conference (SOCC)","start":{"date-parts":[[2013,9,4]]},"location":"Erlangen, Germany","end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6745905\/6749643\/06749679.pdf?arnumber=6749679","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:43:24Z","timestamp":1490291004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6749679\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2013.6749679","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}