{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:51:43Z","timestamp":1781884303885,"version":"3.54.5"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/socc.2013.6749686","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T21:04:09Z","timestamp":1394226249000},"page":"192-196","source":"Crossref","is-referenced-by-count":6,"title":["A wide range programmable duty cycle corrector"],"prefix":"10.1109","author":[{"given":"Ashok","family":"Jaiswal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuan","family":"Fang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kashif","family":"Nawaz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"13","first-page":"138","article-title":"Wide-range fast-lock duty-cycle corrector with offset-tolerant duty-cycle detection scheme for 54nm 7gb\/s gddr5 dram interface","author":"shin","year":"2009","journal-title":"Symposium on VLSI Circuits"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585932"},{"key":"11","doi-asserted-by":"crossref","first-page":"760","DOI":"10.1109\/TVLSI.2011.2111424","article-title":"All-digital wide range precharge logic 50% duty cycle corrector","volume":"20","author":"gu","year":"2012","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"12","first-page":"1","article-title":"A high-resolution all-digital duty-cycle corrector with a new pulse-width detector","author":"ke","year":"2010","journal-title":"Electron Devices and Solid-State Circuits (EDSSC) IEEE International Conference of"},{"key":"3","doi-asserted-by":"crossref","first-page":"1524","DOI":"10.1109\/TVLSI.2011.2158011","article-title":"A 0.31-1 ghz fast-corrected duty-cycle corrector with successive approximation register for ddr dram applications","volume":"20","author":"min","year":"2012","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.83"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.1660"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693549"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784648"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2007.4450134"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541929"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1049\/el.2011.2710"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341334"}],"event":{"name":"2013 IEEE 26th International SoC Conference (SOCC)","location":"Erlangen, Germany","start":{"date-parts":[[2013,9,4]]},"end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6745905\/6749643\/06749686.pdf?arnumber=6749686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T09:14:02Z","timestamp":1498122842000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6749686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2013.6749686","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}