{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:45:43Z","timestamp":1729633543962,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,9]]},"DOI":"10.1109\/socc.2013.6749714","type":"proceedings-article","created":{"date-parts":[[2014,3,7]],"date-time":"2014-03-07T21:04:09Z","timestamp":1394226249000},"page":"349-354","source":"Crossref","is-referenced-by-count":2,"title":["A comprehensive operand-aware dynamic clock gating scheme for low-power Domino Logic"],"prefix":"10.1109","author":[{"given":"Salim","family":"Farah","sequence":"first","affiliation":[]},{"given":"Magdy","family":"Bayoumi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/DATE.2006.243769","article-title":"Low Power synthesis of dynamic logic circuits using finegrained clock gating","volume":"1","author":"banerjee","year":"2006","journal-title":"Design Automation and Test in Europe 2006 DATE '06 Proceedings"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.911836"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1147\/rd.502.0277"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012670"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096483"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.800521"},{"key":"7","first-page":"752","article-title":"Low-power datadriven dynamic logic (D3L) [CMOS devices)","volume":"1","author":"rafati","year":"2000","journal-title":"Circuits and Systems 2000 Proceedings ISCAS 2000 Geneva The 2000 IEEE International Symposium on"},{"key":"6","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/344166.344562","article-title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","author":"allam","year":"2000","journal-title":"Low Power Electronics and Design 2000 ISLPED '00 Proceedings of the 2000 International Symposium on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871550"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2002.1044430"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892212"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479762"}],"event":{"name":"2013 IEEE 26th International SoC Conference (SOCC)","start":{"date-parts":[[2013,9,4]]},"location":"Erlangen, Germany","end":{"date-parts":[[2013,9,6]]}},"container-title":["2013 IEEE International SOC Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6745905\/6749643\/06749714.pdf?arnumber=6749714","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T04:10:04Z","timestamp":1648527004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6749714\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2013.6749714","relation":{},"subject":[],"published":{"date-parts":[[2013,9]]}}}