{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T07:59:25Z","timestamp":1725695965021},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948891","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:41:20Z","timestamp":1415832080000},"page":"5-10","source":"Crossref","is-referenced-by-count":5,"title":["Low-power high-speed on-chip asynchronous Wave-pipelined CML SerDes"],"prefix":"10.1109","author":[{"given":"Ashok","family":"Jaiswal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dominik","family":"walk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Fang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Klaus","family":"Hofmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353620"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105418"},{"key":"10","article-title":"Adaptive network-onchip with wave-front train serialization scheme","author":"lee","year":"2005","journal-title":"Symposium on VLSI Circuits"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2010","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.20"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937839"},{"key":"5","first-page":"81","article-title":"A low-power, high-speed CMOS\/CML 16:1 serializer","author":"tondo","year":"2009","journal-title":"2009 Argentine School of Micro-Nanoelectronics Technology and Applications EAMTA"},{"key":"4","article-title":"Design of a wave-pipelined serializer-deserializer with an asynchronous protocol for high speed interfaces","author":"hien","year":"2012","journal-title":"2nd Asia Symposium on Quality Electronics Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804336"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020859"},{"key":"11","article-title":"Asynchronous current mode serial communication","author":"moyal","year":"2010","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12","article-title":"A 0.7pj\/bit 2gbps self-synchronous serial link receiver using gated-ring oscillator for inductive coupling communication","author":"ha","year":"2013","journal-title":"2013 IEEE International Symposium on Circuits and Systems (ISCAS)"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948891.pdf?arnumber=6948891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T04:57:07Z","timestamp":1490331427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948891","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}