{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:24:43Z","timestamp":1729621483929,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948892","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:41:20Z","timestamp":1415814080000},"page":"11-16","source":"Crossref","is-referenced-by-count":9,"title":["A power efficient reconfigurable system-in-stack: 3D integration of accelerators, FPGAs, and DRAM"],"prefix":"10.1109","author":[{"given":"Peter","family":"Gadfort","sequence":"first","affiliation":[]},{"given":"Aravind","family":"Dasu","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Akoglu","sequence":"additional","affiliation":[]},{"given":"Yoon Kah","family":"Leow","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Fritze","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Characterization of FPGA-based High Performance Computers","year":"2011","author":"pereira","key":"15"},{"journal-title":"Xilinx","article-title":"Logicore ip floating-point operator v5.0","year":"2011","key":"13"},{"journal-title":"Xilinx virtex-5 family fpgas Xilinx","year":"2006","key":"14"},{"journal-title":"Altium","article-title":"FPGa multiplexer resource usage","year":"2008","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306598"},{"key":"2","article-title":"Why we need exascale and why we won't get there by 2020","author":"simon","year":"2013","journal-title":"Presentation"},{"journal-title":"The Future of Computing Performance Game over or Next Level","article-title":"National research council of the national academies","year":"2011","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"7","article-title":"The hpec challenge benchmark suite","author":"haney","year":"2005","journal-title":"Ninth Annual Workshop on High Performance Embedded Computing"},{"key":"6","doi-asserted-by":"crossref","first-page":"1709","DOI":"10.1109\/TVLSI.2008.2006616","article-title":"Floating-point fpga: Architecture and modeling","volume":"17","author":"ho","year":"2009","journal-title":"Very Large Scale Integration (VLSI) Systems IEEE Transactions on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751416"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043279"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948892.pdf?arnumber=6948892","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T20:03:04Z","timestamp":1498161784000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948892\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948892","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}