{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:40:58Z","timestamp":1729633258197,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948896","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:41:20Z","timestamp":1415832080000},"page":"35-40","source":"Crossref","is-referenced-by-count":1,"title":["Power aware parallel computing on asymmetric multiprocessor"],"prefix":"10.1109","author":[{"given":"Sheheeda","family":"Manakkadu","sequence":"first","affiliation":[]},{"given":"Sourav","family":"Dutta","sequence":"additional","affiliation":[]},{"given":"Nazeih M.","family":"Botros","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605399"},{"key":"17","first-page":"294305","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605400"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.36"},{"key":"11","first-page":"71","article-title":"Critical lock analysis: Diagnosing critical section bottlenecks in multithreaded applications","author":"chen","year":"2012","journal-title":"Proceedings of Supercomputing The International Conference on High Performance Computing Networking Storage and Analysis (SC)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693489"},{"key":"21","first-page":"5a","article-title":"Exploiting barriers to optimize power consumption of CMPs","author":"liu","year":"2005","journal-title":"Proceedings of the International Symposium on Parallel and Distributed Processing"},{"key":"20","first-page":"1423","article-title":"The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors","author":"li","year":"2004","journal-title":"Proc Int Symp High Performance Computer Architecture (HPCA)"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454149"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555792"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"26","article-title":"Bottle graphs: Visualizing scalability bottlenecks in multi-threaded applications","author":"du bois","year":"0","journal-title":"Proceedings of the 2013 ACM SIGPLAN Conference on Object Oriented Programming Systems Languages Applications OOPSLA '13"},{"key":"27","article-title":"Criticality stacks: Identifying critical threads in parallel programs using synchronization behavior","author":"du bois","year":"0","journal-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture ISCA '13"},{"key":"28","doi-asserted-by":"crossref","first-page":"83","DOI":"10.1145\/342001.339657","article-title":"Margaret martonosi.wattch: A framework for architectural-level power analysis and optimizations","volume":"28","author":"brooks","year":"2000","journal-title":"SIGARCH Comput Archit News"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"2","first-page":"300","author":"grant","year":"2006","journal-title":"Power-Performance Efficiency of Asymmetric Multiprocessors for Multi-threaded Scientific Applications(IPDPS)"},{"key":"10","first-page":"361370","article-title":"End-toend performance forecasting: Finding bottlenecks before they happen","author":"saidi","year":"2009","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"1","first-page":"19","article-title":"An evaluation of per-chip nonuniform frequency scaling on multicores","author":"zhang","year":"2010","journal-title":"USENIX"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"journal-title":"ACMP Balancing Hardware Efficiency and Programmer Efficiency","year":"2007","author":"suleman","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/777432.777434"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948896.pdf?arnumber=6948896","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:03:04Z","timestamp":1498176184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948896\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948896","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}