{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:36:34Z","timestamp":1729618594337,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948901","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:41:20Z","timestamp":1415814080000},"page":"64-69","source":"Crossref","is-referenced-by-count":0,"title":["On wiring delays reduction of tree-based FPGA using 3-D fabric"],"prefix":"10.1109","author":[{"given":"Vinod","family":"Pangracious","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed Sahbi","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007473"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508203"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/368640.368739"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223159"},{"key":"6","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1145\/341800.341824","article-title":"Compact, multilayer layout for butterfly fat-tree","author":"dehon","year":"2000","journal-title":"Proceedings of the 12th Annual ACM Symposium on Parallel Algorithms and Architectures (SPAA 00)"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1155\/2008\/764942","article-title":"Architecture level exploration of alternative schmes targeting 3d fpgas: A software supported methodology","author":"siozios","year":"2008","journal-title":"International Journal of Reconfigurable Computing"},{"key":"4","doi-asserted-by":"crossref","first-page":"1132","DOI":"10.1109\/TCAD.2005.855945","article-title":"Placement and routing in 3d integrated circuits","volume":"25","author":"ababei","year":"2003","journal-title":"IEEE Design and Test of Computers"},{"key":"9","first-page":"90","article-title":"Through silicon via-based grid for thermal control in 3d chips","volume":"2","author":"ayala","year":"2009","journal-title":"NanoNet Springer"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/121404"},{"key":"12","first-page":"17","article-title":"ITRS","year":"2012","journal-title":"2012 International Technology Road Map for Semiconductors-Interconnect TSV Roadmap"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948901.pdf?arnumber=6948901","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,17]],"date-time":"2023-07-17T22:53:06Z","timestamp":1689634386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948901\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948901","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}