{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:04:32Z","timestamp":1725440672199},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948904","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:41:20Z","timestamp":1415832080000},"page":"83-87","source":"Crossref","is-referenced-by-count":1,"title":["Design of a 9-bit 1GS\/s CMOS folding A\/D converter with a boundary error reduction technique"],"prefix":"10.1109","author":[{"given":"Jongyoon","family":"Hwang","sequence":"first","affiliation":[]},{"given":"Dongjoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Mun-Kyo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sun-Phil","family":"Nah","sequence":"additional","affiliation":[]},{"given":"Minkyu","family":"Song","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259036"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.921596"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330609"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.841033"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014701"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.1199"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292010"},{"key":"7","first-page":"424","article-title":"A 600msps 8-bit folding adc in 0.18um cmos","author":"wang","year":"2004","journal-title":"IEEE Symposium on VLSI Circuit Dig Tech Papaers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.902759"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2008.4662758"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836242"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032634"},{"key":"8","first-page":"138","article-title":"A 7bit 800msps 120mw folding and interpolation adc using a mixed-averaging schme","author":"makigawa","year":"2006","journal-title":"IEEE Symposium on VLSI Circuit Dig Tech Papaers"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948904.pdf?arnumber=6948904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T05:02:25Z","timestamp":1490331745000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948904","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}