{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:58:31Z","timestamp":1773406711892,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948927","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:41:20Z","timestamp":1415832080000},"page":"204-209","source":"Crossref","is-referenced-by-count":5,"title":["Flexible reconfigurable architecture for DSP applications"],"prefix":"10.1109","author":[{"given":"Abdulfattah M.","family":"Obeid","sequence":"first","affiliation":[]},{"given":"Syed Manzoor","family":"Qasim","sequence":"additional","affiliation":[]},{"given":"Mohammed S.","family":"BenSaleh","sequence":"additional","affiliation":[]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[]},{"given":"Heni","family":"Ghariani","sequence":"additional","affiliation":[]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950436"},{"key":"22","author":"ghariani","year":"2011","journal-title":"Design of a coarse grained fpga architecture"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508150"},{"key":"23","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006846"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"16","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","article-title":"VPR: A new packing, placement and routing tool for fpga research","author":"betz","year":"1997","journal-title":"Proc 7th Int Workshop on Field-Programmable Logic and Applications (FPL)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669393"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/2443608.2443619"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912080"},{"key":"3","first-page":"1346","article-title":"I2CRF: Incremental interconnect customization for embedded reconfigurable fabrics","author":"yoon","year":"2011","journal-title":"Proc Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658434"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2_18"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/FCCM.2013.60","article-title":"Reconfigurable computing in the era of dark silicon [panel discussion]","author":"chung","year":"2013","journal-title":"Proc 21st Annual Int IEEE Symp on Field-Programmable Custom Computing Machines (FCCM)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275164"},{"key":"6","author":"herz","year":"2001","journal-title":"High Performance Memory Communication Architectures for Coarse Grained Reconfigurable Computing Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835089"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2013.6527770"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"8","author":"obeid","year":"2006","journal-title":"Architectural Synthesis of A Coarse-grained Run-timereconfigurable Accelerator for DSP Applications"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948927.pdf?arnumber=6948927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T00:03:04Z","timestamp":1498176184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948927\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948927","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}