{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:01:27Z","timestamp":1725436887245},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948940","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:41:20Z","timestamp":1415814080000},"page":"274-279","source":"Crossref","is-referenced-by-count":1,"title":["Reliability aware logic synthesis through rewriting"],"prefix":"10.1109","author":[{"given":"Satish","family":"Grandhi","sequence":"first","affiliation":[]},{"given":"Christian","family":"Spagnol","sequence":"additional","affiliation":[]},{"given":"Jiaoyan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Emanuel","family":"Popovici","sequence":"additional","affiliation":[]},{"given":"Sorin","family":"Cotafona","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"2007","author":"mishchenko","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229287"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770816"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2014.6872739"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2011.1149"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1996.545538"},{"key":"10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"Abc: An academic industrialstrength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2184145"},{"key":"5","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/ICCAD.2007.4397258","article-title":"Enhancing design robustness with reliability-aware resynthesis and logic simulation","author":"krishnaswamy","year":"2007","journal-title":"Computer-Aided Design 2007 ICCAD 2007 IEEE\/ACM International Conference on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.254.0272"},{"key":"8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TEST.2006.297682","article-title":"Seamless integration of ser in rewiring-based design space exploration","author":"almukhaizim","year":"2006","journal-title":"Test Conference 2006 ITC'06 IEEE International"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948940.pdf?arnumber=6948940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,17]],"date-time":"2019-08-17T04:36:17Z","timestamp":1566016577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948940","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}