{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:22:33Z","timestamp":1730298153007,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948970","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T17:41:20Z","timestamp":1415814080000},"page":"444-448","source":"Crossref","is-referenced-by-count":4,"title":["A body-bias based current sense amplifier for high-speed low-power embedded SRAMs"],"prefix":"10.1109","author":[{"given":"Tahseen","family":"Shakir","sequence":"first","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","first-page":"113","article-title":"High performance and low voltage sense amplifier techniques for sub-90nm sram","author":"sinha","year":"2003","journal-title":"IEEE International Systems-On-Chip Conference"},{"year":"0","author":"horak","key":"16"},{"key":"13","first-page":"1487","article-title":"High speed circuit design with scaleddown mosfet's and low supply voltage","author":"sakurai","year":"1993","journal-title":"IEEE Int Symposium on Circuits and Systems"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/4.375969"},{"key":"11","article-title":"A 9-ns 1-mbit cmos sram","volume":"24","author":"matsui","year":"1989","journal-title":"IEEE J Solid State Circuits"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2009.5351322"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1994.586239"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"5","first-page":"1","article-title":"Asymmetrical sram cells with enhanced read and write margins","author":"keunwoo","year":"2007","journal-title":"International Symposium on VLSI Technology Systems and Applications"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548581"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2014,9,2]]},"location":"Las Vegas, NV, USA","end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948970.pdf?arnumber=6948970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:48:55Z","timestamp":1490316535000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948970","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}