{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T16:08:31Z","timestamp":1777651711099,"version":"3.51.4"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,9]]},"DOI":"10.1109\/socc.2014.6948972","type":"proceedings-article","created":{"date-parts":[[2014,11,12]],"date-time":"2014-11-12T22:41:20Z","timestamp":1415832080000},"page":"455-462","source":"Crossref","is-referenced-by-count":2,"title":["A 40nm 256kb 6T SRAM with threshold power-gating, low-swing global read bit-line, and charge-sharing write with Vtrip-tracking and negative source-line write-assists"],"prefix":"10.1109","author":[{"given":"Chao-Kuei","family":"Chung","sequence":"first","affiliation":[]},{"given":"Chien-Yu","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Zhi-Hao","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Ming-Hsien","family":"Tu","sequence":"additional","affiliation":[]},{"given":"Yu-Hsuan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yong-Jyun","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Paul-Sen","family":"Kan","sequence":"additional","affiliation":[]},{"given":"Huan-Shun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Kuen-Di","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yung-Shin","family":"Kao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487753"},{"key":"15","first-page":"251","article-title":"A pico-joule class, i ghz, 32 kbyte\/spl times\/64 b dsp sram with self reverse bias","author":"bhavnagarwala","year":"2003","journal-title":"Dig Tech Papers VLSI Circuits (VLSIC) Symposium on"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342773"},{"key":"13","first-page":"i","article-title":"O.4v sram with bit line swing suppression charge share hierarchical bit line scheme","author":"moriwaki","year":"2011","journal-title":"Proc Custom Integrated Circuits Conference (CICC)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243789"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"12","article-title":"A 0.33v, 500khz, 3.941lw 40nm 72kb 9t subthreshold sram with ripple bit-line structure and negative bitline write-assist","volume":"59","author":"lu","year":"2012","journal-title":"IEEE TCAS-II Express Briefs"},{"key":"3","first-page":"197","article-title":"A High-performance low vm1n 55nm 512kb disturb-free 8t sram with adaptive vvss control","author":"yang","year":"2011","journal-title":"Proc IEEE International System-On-Chip Conference (SOCC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"10","first-page":"238","article-title":"A I6nm 128mb sram in high-k metal-gate finfet technology with write-assist circuitry for low-vmjn applications","author":"chen","year":"2014","journal-title":"Dig Tech Papers ISSCC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131655"},{"key":"6","first-page":"58i","article-title":"A 45nm 0.6v cross-point 8t sram with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Dig Tech Papers Symp VLSI Circuits"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"4","first-page":"218","article-title":"A 55nm 0.5v 128kb cross-point 8t sram with data-aware dynamic supply write-assist","author":"lin","year":"2012","journal-title":"Proc IEEE Int SOC Conf (SOCC)"},{"key":"9","first-page":"253","article-title":"A 64mb sram in 32nm high-k metal-gate sol technology with 0.7v operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"ISSCC"},{"key":"8","first-page":"230","author":"kar","year":"2012","journal-title":"A 46ghz 162mb sram design in 22nm trigatecmos technology with integrated active vm1n-enhancing assist circuitry"}],"event":{"name":"2014 27th IEEE International System-on-Chip Conference (SOCC)","location":"Las Vegas, NV, USA","start":{"date-parts":[[2014,9,2]]},"end":{"date-parts":[[2014,9,5]]}},"container-title":["2014 27th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6937053\/6948870\/06948972.pdf?arnumber=6948972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T04:57:20Z","timestamp":1490331440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6948972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/socc.2014.6948972","relation":{},"subject":[],"published":{"date-parts":[[2014,9]]}}}