{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:59:35Z","timestamp":1725573575861},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406898","type":"proceedings-article","created":{"date-parts":[[2016,3,27]],"date-time":"2016-03-27T22:08:48Z","timestamp":1459116528000},"page":"7-12","source":"Crossref","is-referenced-by-count":2,"title":["A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures"],"prefix":"10.1109","author":[{"given":"Koki","family":"Igawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youhua","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masao","family":"Yanagisawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nozomu","family":"Togawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1629435.1629467"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654344"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.5.106"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062751"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.1.78"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397331"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.7.81"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039376"},{"key":"ref2","first-page":"61","article-title":"Fast yield: Variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization","author":"lucas","year":"2009","journal-title":"Proc of ASP-DAC 2009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1414"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2011","key":"ref1"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2015,9,8]]},"location":"Beijing, China","end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406898.pdf?arnumber=7406898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:05:09Z","timestamp":1490205909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406898\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406898","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}