{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:28Z","timestamp":1766298268078,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406906","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T02:08:48Z","timestamp":1459130928000},"page":"40-43","source":"Crossref","is-referenced-by-count":2,"title":["A 320MHz\u20132.56GHz low jitter phase-locked loop with adaptive-bandwidth technique"],"prefix":"10.1109","author":[{"given":"Seok Min","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janet Meiling","family":"Roveda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"420","article-title":"A self-biased PLL with current-mode filter for clock generation","author":"yan","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373418"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818300"},{"key":"ref13","first-page":"545","article-title":"A PVT tolerant 0.18MHz to 600MHz self-calibrated digital PLL in 90nm CMOS process","volume":"2","author":"rhee","year":"2004","journal-title":"IEEE Int Symposium on Circuits and Systems"},{"article-title":"Short locking time Phase-Locked Loop based on adaptive bandwidth control","year":"0","author":"guo","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2003.1257082"},{"key":"ref3","first-page":"96","article-title":"A Scalable Sub-1.2mW 300MHz-to-l.5GHz Host-Clock PLL for System-on-Chip in 32nm CMOS","author":"lee","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818298"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"860","DOI":"10.1109\/TCSII.2003.819120","article-title":"Design of CMOS adaptive-bandwidth PLL DLLs a general approach","volume":"50","author":"kim","year":"2003","journal-title":"IEEE Trans Circuits and Syst II"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215751"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2015,9,8]]},"location":"Beijing, China","end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406906.pdf?arnumber=7406906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T09:23:09Z","timestamp":1498296189000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406906","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}