{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:06:32Z","timestamp":1729616792015,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406922","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T02:08:48Z","timestamp":1459130928000},"page":"105-110","source":"Crossref","is-referenced-by-count":2,"title":["Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems"],"prefix":"10.1109","author":[{"given":"Gaurav","family":"Narang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prakhar Raj","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6940-7_15"},{"key":"ref11","article-title":"The importance of routing congestion analysis","author":"alpert","year":"2010","journal-title":"DAC Knowledge Center Online Article"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231961"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s00158-005-0557-6"},{"key":"ref14","article-title":"Discussions on normalization and other topics in multiobjective optimization","author":"ding","year":"2006","journal-title":"Fields-MITACS Fields Industrial Problem Solving Workshop"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808565"},{"key":"ref3","article-title":"A flexible, technology adaptive memory generation tool","author":"cabe","year":"2006","journal-title":"University of Virginia"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"75","DOI":"10.1145\/1117278.1117294","article-title":"En-ergy\/area\/delay trade-offs in the physical design of on-chip segmented bus architecture","author":"guo","year":"2006","journal-title":"Proc of the 2006 international workshop on System-level interconnect prediction"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39762-5_31"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.994985"},{"key":"ref7","first-page":"1","article-title":"Falpem: Framework for architectural-level power estimation and optimization for large memory sub-systems used in graphics applications","volume":"pp","author":"chhabra","year":"2015","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2008.4540241"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CyberC.2012.52"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009304"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2015,9,8]]},"location":"Beijing, China","end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406922.pdf?arnumber=7406922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,16]],"date-time":"2022-06-16T08:44:49Z","timestamp":1655369089000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406922","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}