{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:22:47Z","timestamp":1730298167329,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406948","type":"proceedings-article","created":{"date-parts":[[2016,3,27]],"date-time":"2016-03-27T22:08:48Z","timestamp":1459116528000},"page":"215-220","source":"Crossref","is-referenced-by-count":3,"title":["Symmetric write operation for 1T-1MTJ STT-RAM cells using negative bitline technique"],"prefix":"10.1109","author":[{"given":"Hooman","family":"Farkhani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Peiravi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens Kargaard","family":"Madsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farshad","family":"Moradi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"316","article-title":"A 20nm 112Mb SRAM in high-K metal-gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2011.5994447"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.837608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2003063"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2267754"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239671"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2275082"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2234079"},{"article-title":"Transmission gate-based spin-transfer torque memory unit","year":"2011","author":"chen","key":"ref7"},{"key":"ref2","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"AAPPS Bull"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169678"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333665"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2015,9,8]]},"location":"Beijing, China","end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406948.pdf?arnumber=7406948","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:26:55Z","timestamp":1490214415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406948\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406948","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}