{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,10]],"date-time":"2026-09-10T18:48:04Z","timestamp":1789066084240,"version":"build-2803163510"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406965","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T02:08:48Z","timestamp":1459130928000},"page":"287-291","source":"Crossref","is-referenced-by-count":11,"title":["Low-latency power-efficient adaptive router design for network-on-chip"],"prefix":"10.1109","author":[{"given":"Nasim","family":"Nasirian","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Magdy","family":"Bayoumi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"55","article-title":"A circuit-switched network architecture for network-on-chip","author":"liu","year":"2004","journal-title":"SOC Conference 2004 Proceedings IEEE International IEEE"},{"key":"ref11","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.10"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555781"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061171"},{"key":"ref16","article-title":"Noxim: Network-on-chip simulator","author":"fazzino","year":"2008"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1145\/1013235.1013249","article-title":"Micro architectural techniques for power gating of execution units","author":"hu","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2006.321278"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176289"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275746"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S1004-4132(08)60141-3"},{"key":"ref6","first-page":"559","article-title":"Benefits and costs of power-gating technique","author":"jiang","year":"2005","journal-title":"Computer Design VLSI in Computers and Processors 2005 ICCD 2005 Proceedings 2005 IEEE International Conference on IEEE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835940"},{"key":"ref8","first-page":"1","article-title":"Power-aware nocs through routing and topology reconfiguration","author":"parikh","year":"0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056048"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484015"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","location":"Beijing, China","start":{"date-parts":[[2015,9,8]]},"end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406965.pdf?arnumber=7406965","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,16]],"date-time":"2022-06-16T08:44:43Z","timestamp":1655369083000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406965\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406965","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}