{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:48:49Z","timestamp":1783183729588,"version":"3.54.6"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406972","type":"proceedings-article","created":{"date-parts":[[2016,3,27]],"date-time":"2016-03-27T22:08:48Z","timestamp":1459116528000},"page":"304-309","source":"Crossref","is-referenced-by-count":2,"title":["A 128-kb 10% power reduced 1T high density ROM with 0.56 ns access time using bitline edge sensing in sub 16nm bulk FinFET technology"],"prefix":"10.1109","author":[{"given":"Vaibhav","family":"Verma","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin","family":"Taneja","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pritender","family":"Singh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanjeev Kumar","family":"Jain","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2004.840301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672110"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055317"},{"key":"ref5","first-page":"313322","article-title":"A low-power ROM using single charge sharing capacitor and hierarchical bit line","volume":"14","author":"yang","year":"2006","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref8","article-title":"ROM with a partitioned source line architecture","author":"khanuja","year":"2007"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2246201"},{"key":"ref2","article-title":"Read only\/random access memory architecture and methods for operating same","author":"ansel","year":"1999"},{"key":"ref9","article-title":"Low Leakage ROM Architecture","author":"kumar","year":"2011"},{"key":"ref1","article-title":"A 65 nm Single-Chip Application and Dual-Mode Baseband Processor with Partial Clock Activation and IP-MMU","author":"naruse","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","location":"Beijing, China","start":{"date-parts":[[2015,9,8]]},"end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406972.pdf?arnumber=7406972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T20:26:51Z","timestamp":1490214411000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406972","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}