{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:27:40Z","timestamp":1725499660550},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,9]]},"DOI":"10.1109\/socc.2015.7406990","type":"proceedings-article","created":{"date-parts":[[2016,3,28]],"date-time":"2016-03-28T02:08:48Z","timestamp":1459130928000},"page":"390-395","source":"Crossref","is-referenced-by-count":1,"title":["Exploiting multi-band transmission line interconnects to improve the efficiency of cache coherence in multiprocessor system-on-chip"],"prefix":"10.1109","author":[{"given":"Qi","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kejun","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"journal-title":"Alpha 21264\/EV67 Microprocessor Hardware Reference Manual Com-paq Computer Corporation","year":"2000","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540739"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.82"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370853"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000097"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485969"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771806"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237015"},{"journal-title":"International Technology Roadmap for Semiconductors Semiconductor Industry Association","year":"2006","key":"ref8"},{"key":"ref7","first-page":"191","article-title":"CMP network-on-chip overlaid with multi-band RF-interconnect","author":"chang","year":"2008","journal-title":"Proc Int l Symp High-Performance Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"ref1","first-page":"299","article-title":"Building expressive, area-efficient coherence directories","author":"fang","year":"2013","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000078"}],"event":{"name":"2015 28th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2015,9,8]]},"location":"Beijing, China","end":{"date-parts":[[2015,9,11]]}},"container-title":["2015 28th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7363404\/7406870\/07406990.pdf?arnumber=7406990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T00:26:51Z","timestamp":1490228811000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7406990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/socc.2015.7406990","relation":{},"subject":[],"published":{"date-parts":[[2015,9]]}}}