{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:24:16Z","timestamp":1725517456610},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/socc.2016.7905432","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T21:13:47Z","timestamp":1493068427000},"page":"47-51","source":"Crossref","is-referenced-by-count":1,"title":["A method to estimate effectiveness of weak bit test: Comparison of weak pMOS and WL boost based test - 28nm FDSOI implementation"],"prefix":"10.1109","author":[{"given":"Nidhi","family":"Batra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shashwat","family":"Kaushik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anil Kumar","family":"Gundu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad S.","family":"Hashmi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.S.","family":"Visweswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2012.6404393"},{"key":"ref3","first-page":"117","article-title":"Static Noise Margin based Yield Modelling of 6T SRAM for Area and Minimum Operating Voltage Improvement using Recovery Techniques","author":"nidhi","year":"2016","journal-title":"Proceedings of the 26th Edition of the Great Lakes Symposium on VLSI"},{"key":"ref10","article-title":"A Boosted Wordline Voltage Generator for LowVoltage Memories","author":"wang","year":"2003","journal-title":"ICECS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893636"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639732"},{"key":"ref8","article-title":"An Effective Test Methodology Enabling Detection of Weak bits in SRAMs: Case Study in 28nm FDSOI","author":"batra","year":"2016","journal-title":"20th International Symposium on VLSI Design and Test"},{"journal-title":"Method and apparatus for identifying SRAM cells having weak pull-up PFETs","year":"2003","author":"wong","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406974"},{"journal-title":"Device with integrated SRAM memory and method of testing such a device","year":"2004","author":"salters","key":"ref9"},{"journal-title":"International technology roadmap of semiconductors","year":"0","key":"ref1"}],"event":{"name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2016,9,6]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 29th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7897353\/7905397\/07905432.pdf?arnumber=7905432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T18:29:49Z","timestamp":1493749789000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7905432\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/socc.2016.7905432","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}