{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:25:53Z","timestamp":1725560753522},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/socc.2016.7905471","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T21:13:47Z","timestamp":1493068427000},"page":"217-222","source":"Crossref","is-referenced-by-count":0,"title":["Design of a power-efficient ARM processor with a timing-error detection and correction mechanism"],"prefix":"10.1109","author":[{"given":"Sao-Jie","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Grace","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsin-Ping","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Hao","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Mei","family":"Hwu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"journal-title":"Design and Implementation of a Stochastic ARM Core with Circuit Level Recovery Mechanism","year":"2014","author":"wang","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"journal-title":"ARM1136JF-STM and ARM1136J-STM Revision r1p5 Technical Reference Manual","year":"2009","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"journal-title":"ARM Architecture Reference Manual","year":"2005","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373462"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007150"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2172610"}],"event":{"name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2016,9,6]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 29th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7897353\/7905397\/07905471.pdf?arnumber=7905471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T18:29:24Z","timestamp":1493749764000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7905471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/socc.2016.7905471","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}