{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T12:24:54Z","timestamp":1765887894386},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/socc.2016.7905480","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T21:13:47Z","timestamp":1493068427000},"page":"253-258","source":"Crossref","is-referenced-by-count":6,"title":["Standard cell library based layout characterization and power analysis for 10nm gate-all-around (GAA) transistors"],"prefix":"10.1109","author":[{"given":"Luhao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Tiansong","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2461457"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2312078"},{"journal-title":"Sentaurus Device User Guide","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333552"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2014975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000617"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742093"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2323059"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007215"},{"key":"ref4","first-page":"12","article-title":"Scaling of soi finfets down to fin width of 4 nm for the 10nm technology node","author":"chang","year":"2011","journal-title":"VLSI Technology (VLSIT) 2011 Symposium on"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405764"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346840"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424364"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873381"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.3079411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2107498"},{"key":"ref2","first-page":"251","article-title":"Finfet scaling to 10 nm gate length","author":"yu","year":"2002","journal-title":"2002 IEEE IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2014.6872333"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2106758"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2014.6948768"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131662"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2114664"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2021079"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1579","DOI":"10.7873\/DATE.2015.0520","article-title":"Leakage Power Reduction for Deeply-Scaled FinFET Circuits Operating in Multiple Voltage Regimes Using Fine-Grained Gate-Length Biasing Technique","author":"ji li","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2014.7039170"}],"event":{"name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2016,9,6]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 29th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7897353\/7905397\/07905480.pdf?arnumber=7905480","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,21]],"date-time":"2019-09-21T19:58:04Z","timestamp":1569095884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7905480\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/socc.2016.7905480","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}