{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:58:31Z","timestamp":1725494311787},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/socc.2016.7905483","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T17:13:47Z","timestamp":1493054027000},"page":"271-274","source":"Crossref","is-referenced-by-count":1,"title":["Sensitivity analysis for SoC performance benchmark against interconnect parasitic resistance and capacitance beyond 10-nm FinFET technology"],"prefix":"10.1109","author":[{"given":"Motoi","family":"Ichihashi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Zeng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cole","family":"Zemke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Irene","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Greg","family":"Northrop","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongwook","family":"Kye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946037"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597169"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047041"},{"key":"ref2","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM"},{"key":"ref1","article-title":"Lithography and Design Interaction – new paradigm for the technology architecture development","author":"kye","year":"2012","journal-title":"CICC"}],"event":{"name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2016,9,6]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 29th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7897353\/7905397\/07905483.pdf?arnumber=7905483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T14:26:45Z","timestamp":1493735205000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7905483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/socc.2016.7905483","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}