{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:23:02Z","timestamp":1730298182211,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,9]]},"DOI":"10.1109\/socc.2016.7905494","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T17:13:47Z","timestamp":1493054027000},"page":"290-295","source":"Crossref","is-referenced-by-count":1,"title":["Heterogeneous memory assembly exploration using a floorplan and interconnect aware framework"],"prefix":"10.1109","author":[{"given":"Prakhar Raj","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.S.","family":"Visweswaran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Narang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anuj","family":"Grover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Research on data normalization methods in multi-attribute evaluation","author":"liping","year":"2009","journal-title":"Computational Intelligence and Software Engineering"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2009.5429562"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858346"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.102"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922283"},{"key":"ref8","first-page":"841","article-title":"Probabilistic congestion prediction with partial blockages","author":"zhuo","year":"0","journal-title":"8th Int Quality Electron Design Symp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378778"},{"key":"ref2","first-page":"1","article-title":"Falpem: Framework for architectural-level power estimation and optimization for large memory sub-systems used in graphics applications","volume":"pp","author":"chhabra","year":"2015","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582372"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406922"}],"event":{"name":"2016 29th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2016,9,6]]},"location":"Seattle, WA, USA","end":{"date-parts":[[2016,9,9]]}},"container-title":["2016 29th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7897353\/7905397\/07905494.pdf?arnumber=7905494","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T14:28:51Z","timestamp":1493735331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7905494\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/socc.2016.7905494","relation":{},"subject":[],"published":{"date-parts":[[2016,9]]}}}