{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:37:49Z","timestamp":1725543469571},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8225994","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Asynchronous 1R-1W dual-port SRAM by using single-port SRAM in 28nm UTBB-FDSOI technology"],"prefix":"10.1109","author":[{"given":"Harsh","family":"Rawat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Bharath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"System and method for storing data in a virtualized high speed memory system","author":"iyer","year":"2013","journal-title":"US Patent"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2015.7406973"},{"key":"ref12","article-title":"Synchronizer techniques for multi-clock domain SoCs & FPGAs","author":"dave","year":"2014","journal-title":"EDN Network"},{"journal-title":"The Art of Hardware Architecture","year":"2011","author":"arora","key":"ref13"},{"journal-title":"Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons","year":"2002","author":"cummings","key":"ref14"},{"key":"ref15","article-title":"Calculation of fifo depth","author":"satish","year":"2014","journal-title":"GTU PG School"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560339"},{"key":"ref6","article-title":"Understanding Asynchronous Dual-Port RAMs","author":"chennapnoor","year":"2013","journal-title":"Cypress"},{"key":"ref5","first-page":"963","article-title":"Evaluation of Differential vs. Single-Ended Sensing and Asymmetric Cells in 90nm Logic Technology for On-Chip Caches","author":"ye","year":"2006","journal-title":"IEEE International Symposium on Circuits and Systems (IS CAS)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"journal-title":"Handbook of Digital Techniques for high-Speed Design","year":"2007","author":"granberg","key":"ref7"},{"key":"ref2","article-title":"Solving SoC shared memory resource challenges","author":"schwaderer","year":"2003","journal-title":"Sonics Inc"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref9","article-title":"Pseudo dual-port SRAM and a shared memory switch using multiple memory banks and a sideband memory","author":"dama","year":"2003","journal-title":"US Patent"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08225994.pdf?arnumber=8225994","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,29]],"date-time":"2018-01-29T22:15:00Z","timestamp":1517264100000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8225994\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8225994","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}