{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,29]],"date-time":"2026-01-29T16:40:22Z","timestamp":1769704822940,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8225996","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:01:14Z","timestamp":1513886474000},"page":"12-17","source":"Crossref","is-referenced-by-count":8,"title":["An ultra high density pseudo dual-port SRAM in 16nm FINFET process for graphics processors"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Nautiyal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaurav","family":"Singla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lalit","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sagar","family":"Dwivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Kinkade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"977","article-title":"A 16nm dual-port sram with partial suppressed word-line, dummy read recovery and negative bit-line circuitries for low vmin applications","author":"yen-huei","year":"2016","journal-title":"2016 IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008881"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASICON.2011.6157182"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409673"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2013.6749669"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013766"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841256"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2016.7844124"},{"key":"ref1","first-page":"702","article-title":"High-level synthesis challenges and solutions for a dynamically reconfigurable processor","author":"toi","year":"2006","journal-title":"Proceedings of the 2006 IEEE\/ACM International Conference on Computer-Aided Design"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","location":"Munich","start":{"date-parts":[[2017,9,5]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08225996.pdf?arnumber=8225996","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,19]],"date-time":"2018-02-19T19:04:48Z","timestamp":1519067088000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8225996\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8225996","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}