{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T02:58:04Z","timestamp":1725677884853},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226007","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:01:14Z","timestamp":1513886474000},"page":"56-61","source":"Crossref","is-referenced-by-count":2,"title":["Pin accessibility evaluating model for improving routability of VLSI designs"],"prefix":"10.1109","author":[{"given":"Hong-Yan","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"Nishizawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan-Shiun","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Shiomi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yih-Lang","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"Onodera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488923"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105307"},{"key":"ref10","first-page":"21","article-title":"Standard Cell Pin Access and Physical Design in Advanced Lithography","author":"xu","year":"2016","journal-title":"Proc of SPIE Intl Symp Advanced Lithography Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593181"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742084"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488922"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024763"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2399439"},{"key":"ref7","first-page":"574","article-title":"Design and manufacturing process co-optimization in nano-technology","author":"hsu","year":"2014","journal-title":"Proc of IEEE\/ACM International Conference on Computer-Aided Design"},{"journal-title":"Design Rule Development for FreePDK 15 An Open Source Predictive Process Design Kit for 15nm FinFET Devices","year":"2014","author":"bhanushali","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744890"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226007.pdf?arnumber=8226007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,29]],"date-time":"2018-01-29T17:14:59Z","timestamp":1517246099000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226007","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}