{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:21:11Z","timestamp":1772040071749,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226013","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:01:14Z","timestamp":1513886474000},"page":"86-90","source":"Crossref","is-referenced-by-count":2,"title":["Robust throughput boosting for low latency dynamic partial reconfiguration"],"prefix":"10.1109","author":[{"given":"A.","family":"Nannarelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Re","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. C.","family":"Cardarilli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Di Nunzio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Spaziani","family":"Brunella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Fazzolari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Carbonari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412113"},{"key":"ref6","author":"crockett","year":"2014","journal-title":"The Zynq Book Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC 1st ed Strathclyde Academic Media"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/439072"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.90"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.139"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2314390"},{"key":"ref7","article-title":"Intel Begins Shipping Xeon Chips With FPGA Accelerators","author":"burt","year":"2016","journal-title":"eWeek"},{"key":"ref2","year":"0","journal-title":"Top 500 Supercomputer Sites TOP 500 List"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISICIR.2016.7829683"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.50"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","location":"Munich","start":{"date-parts":[[2017,9,5]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226013.pdf?arnumber=8226013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T17:59:17Z","timestamp":1643133557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226013","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}