{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T07:35:21Z","timestamp":1765438521760,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226018","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"108-113","source":"Crossref","is-referenced-by-count":20,"title":["On the security evaluation of the ARM TrustZone extension in a heterogeneous SoC"],"prefix":"10.1109","author":[{"given":"El Mehdi","family":"Benhani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cedric","family":"Marchand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alain","family":"Aubert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Isolation design flow for xilinx 7 series fpgas or zynq-7000 ap socs (vivado tools)","year":"0","author":"hallett","key":"ref10"},{"journal-title":"Attack trustzone with rowhammer","year":"2017","author":"carru","key":"ref11"},{"key":"ref12","article-title":"Qsee trustzone kernel integer over flow vulnerability","author":"rosenberg","year":"2014","journal-title":"Black Hat Conference"},{"key":"ref13","article-title":"Trustzone technology support in zynq-7000 all programmable socs","author":"gosain","year":"2014","journal-title":"XILINX Report"},{"journal-title":"Programming arm trustzone architecture on the xilinx zynq-7000 all programmable soc user guide ug1019 vl 0","year":"2014","author":"xilinx","key":"ref14"},{"journal-title":"The SESAME","article-title":"Using trustzone on xilinx zynq soc","year":"2017","key":"ref15"},{"journal-title":"Cortex-a9 trustzone example","year":"2013","author":"arm","key":"ref16"},{"journal-title":"Reference guide ug761 v13 1","year":"2011","author":"xilinx","key":"ref17"},{"journal-title":"Axi interconnect v2","year":"0","author":"guide","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/FDTC.2016.18","article-title":"Controlling pc on arm using fault injection","author":"timmers","year":"2016","journal-title":"Fault Diagnosis and Tolerance in Cryptography (FDTC) 2016 Workshop on"},{"journal-title":"Sierra","article-title":"Open virtualization - arm trustzone and arm hypervisor open source software","year":"2017","key":"ref4"},{"key":"ref27","article-title":"Secure boot of zynq-7000 all programmable soc","author":"sanders","year":"2013","journal-title":"Application note XAPP 1175 (vl 0) Xilinx"},{"journal-title":"TEE Client API Specification Version 1 0","year":"2010","author":"arm","key":"ref3"},{"year":"0","author":"toppers","key":"ref6"},{"journal-title":"OP-TEE","article-title":"Project op-tee, github repository","year":"2017","key":"ref5"},{"key":"ref8","first-page":"980","article-title":"Truspy: Cache side-channel information leakage from the secure world on arm devices","volume":"2016","author":"zhang","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"journal-title":"UG585 Zynq-7000 All Programmable SoC Technical Reference Manual","year":"2016","author":"xilinx","key":"ref7"},{"journal-title":"GlobalPlatform","article-title":"Tee protection profile, globalplatform device committee tee protection profile version 1.2.1","year":"0","key":"ref2"},{"key":"ref9","first-page":"600","author":"jyothi","year":"2016","journal-title":"Fpga trust zone Incorporating trust and reliability into fpga designs"},{"key":"ref1","article-title":"Security technology building a secure system using trustzone technology (white paper)","author":"arm","year":"2009","journal-title":"ARM Limited"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0302"},{"journal-title":"Intel","article-title":"Sdram controller address map, cyclone v hps memory map","year":"2017","key":"ref22"},{"journal-title":"How to break secure boot on fpga socs through malicious hardware","year":"0","author":"jacob","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MobileCloud.2014.49"},{"journal-title":"System protection unit chapter in the of the zynq ultrascale+ mpsoc software developer guide uglde7 v4 0","year":"2017","author":"xilinx","key":"ref23"},{"journal-title":"Technology (IOMMU) Specification","year":"2007","author":"amd","key":"ref26"},{"journal-title":"Secbus","article-title":"Trescca project","year":"2016","key":"ref25"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226018.pdf?arnumber=8226018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T12:42:51Z","timestamp":1570538571000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226018","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}