{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:24:50Z","timestamp":1758709490560},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226033","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:01:14Z","timestamp":1513886474000},"source":"Crossref","is-referenced-by-count":6,"title":["Optimizing the heterogeneous network on-chip design in manycore architectures"],"prefix":"10.1109","author":[{"given":"Tung Thanh","family":"Le","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyi","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Magdy","family":"Bayoumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.dcan.2015.01.003"},{"key":"ref32","article-title":"An Inter\/Intra-Chip Optical Network for Manycore Processors","author":"wu","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/OIC.2016.7483022"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.42"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2584664"},{"key":"ref12","first-page":"693","author":"cormen","year":"2009","journal-title":"Introduction to Algorithms Floyd-Warshall Algorithm"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744803"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0276"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.62"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2512611"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2379640"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.83"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref4","year":"2016","journal-title":"IBM CPLEX Optimizer"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.14"},{"key":"ref3","year":"2016","journal-title":"Gurobi References"},{"key":"ref6","article-title":"NVIDIA","year":"2016","journal-title":"The Most Advanced Datacenter Accelerator Ever Built"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2943781"},{"key":"ref5","year":"0","journal-title":"NEOS Server"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872396"},{"key":"ref7","year":"2017","journal-title":"The Worlds most advanced data center GPU GV100 Volta"},{"key":"ref2","year":"2016","journal-title":"GEM5 Simulator"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"ref1","year":"2016","journal-title":"AMPL Optimization Inc"},{"key":"ref20","first-page":"389","article-title":"A case for heterogeneous on-chip interconnects for CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref22","author":"nowatzki","year":"2013","journal-title":"Optimization and Mathematical Modeling in Computer Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488779"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF02614365"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872412"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2017.8050254"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903003"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","location":"Munich","start":{"date-parts":[[2017,9,5]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226033.pdf?arnumber=8226033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,29]],"date-time":"2018-01-29T17:14:45Z","timestamp":1517246085000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226033\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226033","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}