{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:45:41Z","timestamp":1780501541705,"version":"3.54.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226056","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"268-273","source":"Crossref","is-referenced-by-count":29,"title":["FPGA-based CNN inference accelerator synthesized from multi-threaded C software"],"prefix":"10.1109","author":[{"given":"Jin Hee","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brett","family":"Grady","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruolong","family":"Lian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John","family":"Brothers","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason H.","family":"Anderson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509694"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1145\/2847263.2847276","article-title":"Throughput-optimized OpenCL-based FPGA accelerator for large-scale convolutional neural networks","author":"suda","year":"2016","journal-title":"ACM FPGA"},{"key":"ref16","author":"aydonat","year":"2017","journal-title":"An OpenCL Deep Learning Accelerator on Arria"},{"key":"ref17","author":"umuroglu","year":"2016","journal-title":"FINN A framework for fast scalable binarized neural network inference"},{"key":"ref18","article-title":"Caffeinated FPGAs: FPGA framework for convolutional neural networks","volume":"abs 1609 9671","author":"dicecco","year":"2016","journal-title":"CoRR"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298594"},{"key":"ref3","author":"simonyan","year":"2014","journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition"},{"key":"ref6","article-title":"Accelerating deep convolutional networks using low-precision and sparsity","volume":"abs 1610 324","author":"venkatesh","year":"2016","journal-title":"CoRR"},{"key":"ref5","first-page":"4107","article-title":"Binarized neural networks","author":"hubara","year":"2016","journal-title":"NIPS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2016.7760775"},{"key":"ref7","first-page":"473","volume":"30","author":"cong","year":"2011","journal-title":"High-level Synthesis for FPGAs From Prototyping to Deployment"},{"key":"ref2","first-page":"1106","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Neural Information Processing Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref9","article-title":"Deep compression: Compressing deep neural network with pruning, trained quantization and huffman coding","volume":"abs 1510 149","author":"han","year":"2015","journal-title":"CoRR"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","location":"Munich","start":{"date-parts":[[2017,9,5]]},"end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226056.pdf?arnumber=8226056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:39:35Z","timestamp":1643153975000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226056","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}