{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T23:36:43Z","timestamp":1725665803112},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226058","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"280-285","source":"Crossref","is-referenced-by-count":3,"title":["LTNN: An energy-efficient machine learning accelerator on 3D CMOS-RRAM for layer-wise tensorized neural network"],"prefix":"10.1109","author":[{"given":"Hantao","family":"Huang","sequence":"first","affiliation":[]},{"given":"Leibin","family":"Ni","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"journal-title":"I Micron Technology","article-title":"Breakthrough nonvolatile memory technology","year":"0","key":"ref11"},{"key":"ref12","article-title":"3D vertical RRAM-scaling limit analysis and demonstration of 3D array operation","author":"yu","year":"2013","journal-title":"IEEE VLSIT"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1137\/090752286"},{"journal-title":"Tensorizing Neural Networks","year":"2015","author":"novikov","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070830"},{"key":"ref17","article-title":"Technological exploration of RRAM crossbar array for matrix-vector multiplication","author":"gu","year":"2015","journal-title":"IEEE ASP-DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4939-2163-8"},{"key":"ref19","article-title":"Non-volatile 3D-FPGA with monolithically stacked rram-based configuration memory","author":"liauw","year":"2012","journal-title":"IEEE ISSCC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021745"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1137\/110833142"},{"journal-title":"Deep compression Compressing deep neural networks with pruning trained quantization and huffman coding","year":"2015","author":"han","key":"ref3"},{"journal-title":"Low-rank approximations for conditional feedforward computation in deep neural networks","year":"2013","author":"davis","key":"ref6"},{"journal-title":"Quantized neural networks Training neural networks with low precision weights and activations","year":"2016","author":"hubara","key":"ref5"},{"key":"ref8","article-title":"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip","author":"chen","year":"2015","journal-title":"IEEE DATE"},{"journal-title":"Binarized Neural Networks[J]","year":"2016","author":"hubara","key":"ref7"},{"key":"ref2","first-page":"249","article-title":"Understanding the difficulty of training deep feedforward neural networks","author":"glorot","year":"2010","journal-title":"International Conference on Artificial Intelligence and Statistics"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2006.18.7.1527"},{"key":"ref20","first-page":"1543","article-title":"Destiny: A tool for modeling emerging 3d nvm and edram caches","author":"poremba","year":"2015","journal-title":"IEEE DATE"},{"key":"ref22","first-page":"33","article-title":"Cacti-3dd: Architecture-level modeling for 3d die-stacked dram main memory","author":"chen","year":"2012","journal-title":"IEEE DATE"},{"key":"ref21","article-title":"An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary rram crossbar","author":"ni","year":"2016","journal-title":"IEEE ASP-DAC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"ref23","article-title":"Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust Hf02 based RRAM","author":"lee","year":"2008","journal-title":"IEEE IEDM"},{"journal-title":"The MNIST Database of Handwritten Digits","year":"1998","author":"lecun","key":"ref26"},{"journal-title":"CIFAR-10 Dataset","year":"2014","author":"krizhevsky","key":"ref25"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226058.pdf?arnumber=8226058","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:42:01Z","timestamp":1643154121000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226058\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226058","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}