{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:26:00Z","timestamp":1758893160620,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226059","type":"proceedings-article","created":{"date-parts":[[2017,12,22]],"date-time":"2017-12-22T01:01:14Z","timestamp":1513904474000},"page":"286-291","source":"Crossref","is-referenced-by-count":6,"title":["Region based cache coherence for tiled MPSoCs"],"prefix":"10.1109","author":[{"given":"Akshay","family":"Srivatsa","sequence":"first","affiliation":[]},{"given":"Sven","family":"Rheindt","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"241","author":"snelting","year":"2011","journal-title":"Invasive Computing An Overview"},{"key":"ref11","first-page":"75","article-title":"systemc - a modeling platform supporting multiple design abstractions","author":"panda","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref12","article-title":"OSCI TLM-2.0 language reference manual","author":"aynsley","year":"2009","journal-title":"Open SystemC Initiative ja32 ed"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref14","article-title":"Running parsec 2.1 on m5","author":"gebhart","year":"2009","journal-title":"tech rep The University of Texas at Austin Department of Computer Science"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0438"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482081"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/325096.325132","article-title":"The directory-based cache coherence protocol for the dash multiprocessor","volume":"18","author":"lenoski","year":"1990","journal-title":"SIGARCH Comput Archit News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/74926.74927"},{"key":"ref9","article-title":"Mpi: A message-passing interface standard","author":"forum","year":"1994","journal-title":"Knoxville TN USA Tech Rep"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226059.pdf?arnumber=8226059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T21:34:11Z","timestamp":1643146451000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226059","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}