{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:23:17Z","timestamp":1730298197827,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/socc.2017.8226066","type":"proceedings-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T20:01:14Z","timestamp":1513886474000},"page":"304-309","source":"Crossref","is-referenced-by-count":0,"title":["Fairness-oriented switch allocation for networks-on-chip"],"prefix":"10.1109","author":[{"given":"Zicong","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654112"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref12","first-page":"33","article-title":"Ganet: A detailed on-chip network model inside a full-system simulator","author":"agarwal","year":"2009","journal-title":"Performance Analysis of Systems and Software"},{"key":"ref13","first-page":"63","article-title":"A 4.6 tbits\/s 3.6 ghz single-cycle noc router with a novel switch allocator in 65nm cmos","author":"kumary","year":"2007","journal-title":"Computer Design"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref4","first-page":"390","article-title":"Ts-router: On maximizing the quality-of-allocation in the on-chip network","author":"chang","year":"2013","journal-title":"Proc IEEE Int Symp High-Performance Computer Architecture"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.1"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155631"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4153\/CJM-1956-045-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2200\/S00209ED1V01Y200907CAC008"},{"journal-title":"Efficient Microarchitecture for Network-on-Chip Routers","year":"2012","author":"becker","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"Low-latency virtual-channel routers for on-chip networks","volume":"32","author":"mullins","year":"2004","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/71.205650"}],"event":{"name":"2017 30th IEEE International System-on-Chip Conference (SOCC)","start":{"date-parts":[[2017,9,5]]},"location":"Munich","end":{"date-parts":[[2017,9,8]]}},"container-title":["2017 30th IEEE International System-on-Chip Conference (SOCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8170502\/8225969\/08226066.pdf?arnumber=8226066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T17:15:24Z","timestamp":1643130924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8226066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/socc.2017.8226066","relation":{},"subject":[],"published":{"date-parts":[[2017,9]]}}}